



digital simulation

VHDL Test circuit 2
Multi-hierarchy RTL circuit

CONTROL2:R(SUB2)<- R(SUB4)
not(CONTROL2) and CONTROL1 : R(SUB2)<-R(SUB3)

Digi1
Type=TimeList
time=1000 ns