




SUB2
File=input_stage.sch




SUB4
File=pole1.sch



SUB3
File=out_stage.sch

OUT1



SUB5
File=op_amp_ac_IP1O.sch